|
||||
CEG 4322L - Very Large Scale Integrated Circuit Design LaboratoryCredit Hour(s): 1 Work station based experience designing asic devices for evaluation and testing. Prerequisite(s): Undergraduate level EE 2000 Minimum Grade of D and Undergraduate level EE 2000L Minimum Grade of D Corequisite(s): CEG4322 Enrollment Restrictions: May not be enrolled in one of the following Degrees: Intending Egr & CS, Pre_Degree. Must be enrolled in one of the following Colleges: College of Egr & Computer Sci. Level: Undergraduate Schedule Type(s): Lab
|
||||
All catalogs © 2024 Wright State University. Powered by the Acalog™ Academic Catalog Management System™ (ACMS™).
|